NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_12

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_12

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPUART3_TXD of instance: LPUART3

1 (ALT1): Select mux mode: ALT1 mux port: LPI2C1_SCL of instance: LPI2C1

2 (ALT2): Select mux mode: ALT2 mux port: KPP_COL00 of instance: KPP

3 (ALT3): Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: USB

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_IO04 of instance: FLEXIO1

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO12 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: SPDIF_EXT_CLK of instance: SPDIF

7 (ALT7): Select mux mode: ALT7 mux port: ARM_CM7_TRACE02 of instance: cm7_mxrt

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_12

Links

() ()